Abstract-In this letter, we report the performance of high-κ/ metal gate nanowire (NW) transistors without junctions fabricated with a channel thickness of 9 nm and sub-15-nm gate length and NW width. Near-ideal subthreshold slope (SS) and extremely low leakage currents are demonstrated for ultrascaled gate lengths with a high on-off ratio (I on /I off ) > 10 6 . For the first time, an SS lower than 70 mV/dec is achieved at L G = 13 nm for n-type and p-type transistors, highlighting excellent electrostatic integrity of trigate junctionless NW MOSFETs.
I. INTRODUCTION
T O GO beyond conventional planar bulk technology and to address the scaling challenges of fully depleted SOI MOSFETs for the 11-nm node and below, multigate transistors may have to be considered. Several experimental demonstrations of these devices have been reported during the last years [1] - [5] . All reached the same conclusion: a reduction of short-channel effects (SCEs) with steep subthreshold slope (SS) induced by an improved electrostatic control of the gate over the channel region. More recently, junctionless (JL) silicon nanowire (NW) has generated much interest, owing to lower gate capacitances, low leakage current, and simplified processing [6] - [10] . The JL gated resistor needs to be highly doped to ensure a high current level with good source and drain contact resistance. A uniform doping to eliminate the doping concentration gradient between the source/drain and the channel region is also required. Furthermore, the use of NW geometries small enough to allow for the full depletion of the channel is necessary to turn off the device [10] . In this letter, we study high-κ/metal gate JL trigate NWs (TGNWs) (n-and p-types) with aggressive dimensions scaled down to L G = 13 nm, W = 15 nm, and film thickness H = 9 nm. For the first time, an excellent electrostatic integrity is demonstrated (SS < 70 mV/dec with I on /I off > 10 6 ) down to L G = 13 nm.
II. DEVICE FABRICATION
[110]-TGNWs with high-κ/metal gate stack were fabricated on (100) SOI wafers with a 12-nm top silicon layer and a buried oxide thickness of 145 nm. The SOI layer was thinned down to 10 nm. Three doping concentrations were used for NMOS (resp., PMOS) with phosphorus (resp., boron) doses of 1.5 × 10 13 cm −2 (resp., 3 × 10 13 cm −2 ), 1.5 × 10 13 cm −2 (resp., 6 × 10 13 cm −2 ), and 7 × 10 13 cm −2 (resp., 10 14 cm −2 ), respectively. The implant energies and doses were chosen to have uniform doping concentration ranging from 10 19 to 5 × 10 19 cm −3 . The silicon layer is patterned to create NWs by using a mesa isolation technique. NW patterns are defined by optical (DUV) lithography and followed by a resist trimming process. It is performed to achieve NW structures as small as 15 nm in width. The gate stack consists of 2.3-nm CVD HfSiON, 5-nm ALD TiN, and polysilicon (50 nm) layers (EOT ≈ 1.2 nm). As for the active patterning, the same photoresist trimming is used to address gate lengths down to 13 nm. HRTEM images of TGNW cross section are shown in Fig. 1 . The SOI thickness (NW height), the gate lengths, and the NW widths estimated in this work result from ellipsometry measurements and SEM and TEM observations, as shown in Fig. 1 . Fig. 2 shows the results of threshold voltage V TH versus implanted dose for two different NW widths. The threshold voltage is extracted by using the constant current method at 100 nA × W/L [8] . As expected, the threshold voltage decreases linearly with an increase in doping concentration. The results show that a highly doped channel can make V TH sensitive to the variation of W . For a dose of 10 14 cm −2 and 10-nm variation in W , we found that V TH changes approximately to 435 mV. As W becomes thinner, the electrostatics is also improved, thereby reducing SCEs and V TH roll-off in accordance with regular trigate devices [5] .
III. RESULTS AND DISCUSSION
0741-3106/$31.00 © 2012 IEEE Fig. 3 clearly show that the DIBL can be reduced as the NW width decreases. As compared to extremely thin SOI (ETSOI) MOSFETs, a superior short-channel control is achieved. DIBL of around 120 mV/V have been recently reported in regular ETSOI N-MOSFET with Si thickness down to 6 nm [11] , [12] . In this letter, a clear improvement of electrostatic control is evidenced in JL NW devices. For similar gate length (L G ∼ 20 nm), the DIBL is about three times lower in JL devices than that in ETSOI MOSFETs. A DIBL = 130 mV/V is achieved at L G = 13 nm for both n-type and p-type FETs. In Fig. 4 , we report the I DS -V GS characteristics at low (V DS = 0.04 V) and high (V DS = 0.9 V) drain voltages for N-and P-FET JL devices with L G = 13 nm. The I ON and I OFF currents are extracted for an overdrive gate voltage of V GS − V T = 0.65 V and V GS − V T = −0.25 V, respectively. Despite high doping level in the channel (4 × 10 19 cm −3 ), a decent drive current of 500 μA/μm was achieved at I OFF lower than 5 nA/μm. For the future, improvement of performance may be achieved by reducing the thickness of silicon nitride spacer (here of 15 nm) in order to decrease the source-drain resistance R sd while maintaining a good immunity to SCEs. The possibility to improve short-channel control by suppressing the source and drain junctions is particularly interesting and relaxes the requirement on the control of thin channel thickness. Fig. 5 shows the measurement of I DS -V GS characteristics at V DS = 0.9 V. Gate lengths varying from L G = 43 nm down to L G = 13 nm are used in order to highlight the low SCEs with steep SS of trigate JL devices. The inset in Fig. 5 shows the SS as a function of the gate length. The SS dependence on L G is evidenced to be very low even for ultrascaled trigate JL devices. For the first time, we demonstrated the lowest SS (SS = 68 mV/dec) ever reported in JL devices for L G = 13 nm. 
IV. CONCLUSION
Aggressively scaled JL TGNW transistors with high-κ/metal gate stack and epitaxially grown raised S/D have been fabricated from a mesa SOI process. Near-ideal SS (SS = 68 mV/dec) and extremely low leakage current are demonstrated for L G = 13 nm. Despite the high doping level in the device (4 × 10 19 cm −3 ), a decent drive current of 500 μA/μm was achieved at I OFF = 3 nA/μm and V DD = 0.9 V, making JL devices a possible option for the next technology nodes.
